164
New 'DRAM+' memory designed to provide DRAM performance with SSD-like storage capabilities, uses FeRAM tech
(www.tomshardware.com)
this post was submitted on 08 Apr 2025
164 points (98.2% liked)
Technology
69156 readers
3010 users here now
This is a most excellent place for technology news and articles.
Our Rules
- Follow the lemmy.world rules.
- Only tech related news or articles.
- Be excellent to each other!
- Mod approved content bots can post up to 10 articles per day.
- Threads asking for personal tech support may be deleted.
- Politics threads may be removed.
- No memes allowed as posts, OK to post as comments.
- Only approved bots from the list below, this includes using AI responses and summaries. To ask if your bot can be added please contact a mod.
- Check for duplicates before posting, duplicates may be removed
- Accounts 7 days and younger will have their posts automatically removed.
Approved Bots
founded 2 years ago
MODERATORS
you are viewing a single comment's thread
view the rest of the comments
view the rest of the comments
I don't even think you know what you're trying to say at this point, because it's not making sense. Think what you will, but it's obvious your conception of how computer architecture works is flawed. You'll see this memory in machines and hopefully figure it out though. Good luck ๐ค
So... what's wrong about my characterisation of computer hardware? Do you have any issue with the claim that RAM doesn't talk directly to the SSD, but via the CPU? If yes, please show me the traces on the motherboard which enable that. About the importance of latency to CPU-type computations?
Or do you want to tell me how it's absolutely unsuspicious to bang out a press release in tech and talk about "speed", not distinguishing between bandwidth and latency? Where's the fucking numbers. There's no judging the tech without numbers and them not being forward with those numbers means they're talking to investors, not techies.
I'm not even sure where you got this RAM talking to storage thing from. This is why I'm saying you don't know what you're talking about it. I think your fundamental understanding of this is flawed.
It was you who was talking about "bus paths" and "traversing CPU>RAM>SSD". There's neither buses connected up to any of those things nor does the data ever flow like that, it always flows via the CPU.
๐คฃ That isn't a relational diagram. Simply pointing out the three bus paths.
That's three devices. There's two connections between them, and they go "RAM<->CPU<->SSD". The first <-> is the DRAM Phy, the second <-> is 1-4 PCIe lanes. Neither of them are a bus. There is no third connection.