this post was submitted on 08 Apr 2025
164 points (98.2% liked)

Technology

69156 readers
3004 users here now

This is a most excellent place for technology news and articles.


Our Rules


  1. Follow the lemmy.world rules.
  2. Only tech related news or articles.
  3. Be excellent to each other!
  4. Mod approved content bots can post up to 10 articles per day.
  5. Threads asking for personal tech support may be deleted.
  6. Politics threads may be removed.
  7. No memes allowed as posts, OK to post as comments.
  8. Only approved bots from the list below, this includes using AI responses and summaries. To ask if your bot can be added please contact a mod.
  9. Check for duplicates before posting, duplicates may be removed
  10. Accounts 7 days and younger will have their posts automatically removed.

Approved Bots


founded 2 years ago
MODERATORS
you are viewing a single comment's thread
view the rest of the comments
[–] just_another_person@lemmy.world 1 points 1 week ago (1 children)

I'm not even sure where you got this RAM talking to storage thing from. This is why I'm saying you don't know what you're talking about it. I think your fundamental understanding of this is flawed.

[–] barsoap@lemm.ee 1 points 1 week ago (1 children)

It was you who was talking about "bus paths" and "traversing CPU>RAM>SSD". There's neither buses connected up to any of those things nor does the data ever flow like that, it always flows via the CPU.

[–] just_another_person@lemmy.world 1 points 1 week ago (1 children)

🤣 That isn't a relational diagram. Simply pointing out the three bus paths.

[–] barsoap@lemm.ee 0 points 1 week ago

That's three devices. There's two connections between them, and they go "RAM<->CPU<->SSD". The first <-> is the DRAM Phy, the second <-> is 1-4 PCIe lanes. Neither of them are a bus. There is no third connection.